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Abstract Local Binary Pattern (LBP) is a texture operator
that is used in several different computer vision applica-
tions requiring, in many cases, real-time operation in mul-
tiple computing platforms. The irruption of new video stan-
dards has increased the typical resolutions and frame rates,
which need considerable computational performance. Since
LBP is essentially a pixel operator that scales with image
size, typical straightforwardimplementationsare usually in-
sufﬁcient to meet these requirements.
To identify the solutions that maximize the performance
of the real-time LBP extraction, we compare a series dif-
ferent implementations in terms of computational perfor-
mance and energy efﬁciency while analyzing the different
optimizations that can be made to reach real-time perfor-
mance on multiple platforms and their different available
computing resources.
Our contribution addresses the extensive survey of LBP
implementations in different platforms that can be found in
the literature.Toprovidefora morecompleteevaluation,we
have implemented the LBP algorithms in several platforms
such as Graphics Processing Units, mobile processors and
a hybrid programming model image coprocessor. We have
extended the evaluation of some of the solutions that can be
found in previous work. In addition, we publish the source
code of our implementations.
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1 Introduction
Local Binary Pattern (LBP) [42] is a texture operator used
in several different computer vision applications such as ob-
ject detection and tracking, face recognition and ﬁngerprint
matching [46]. Many of these applications require very fast
imaging methods that are able to offer results in real time
and at very high frame rates. The irruption of new video
standardshas pushedthe typical resolutionsand framerates,
increasing the need of considerable computational perfor-
mance.
As LBP features are computed for every image pixel,
considerablecomputationalperformanceisrequiredforreal-
time extraction of LBP features of new standard video reso-
lutions.Forexample,highdeﬁnitionvideoresolutions(1280
x 720 to 1920 x 1080) at refresh rates between 25 and 60
frames per second (fps) demand the processing of 22 to 125
Megapixelspersecond.FutureUltraHighDeﬁnition(UHD)
images can increase the throughput up to 2 Gigapixels per
second.
The progress of new technologies, marked by Moore´ s
Law, allows the increase of integration density. More hard-
ware resources,includinghigherclock frequenciesand mul-
tipleprocessorcores,areavailableforthedesigner[28].How-
ever, the performance of the algorithms does not necessary
scale at the same rate as the number of gates and transis-
tors on a chip. Processor performancehas actually increased
only about 30% for the each doubling of transistors [15].
Single-processor solutions are unlikely to reach the perfor-
mance and energy efﬁciency aims of future High Deﬁnition
image processing applications.
With performanceoptimization in mind, a careful selec-
tion of the platform determines the characteristics of the ﬁ-
nal LBP implementation.Forexample,while the ﬁxed-point
nature of the LBP operator offers a performance advantage
in typical sequential processors where integeroperationsare2 Miguel Bordallo L´ opez et al.
faster, it incurs on a performance disadvantage in ﬂoating-
point-based parallel processors such as GPUs, designed for
massive parallel operation of ﬂoating-point data. However,
other richer and denser related local descriptors relying on
fastconvolutions,suchasLPQ[43]orBSIF[26],mightben-
eﬁt from the ﬂoating-point units included in these architec-
tures.
Although the selection of the LBP implementation plat-
form is highly dependent on the speciﬁc real-time applica-
tion, parameters like power consumption, integration with
other system modules, cost and performance limit the range
of suitable platforms. In most cases, the algorithms must be
adaptedto achievea trade-offsolution andto take advantage
of the target device.
Application performance is an important goal, although
for many applications other parameters come into play. A
critical trade-off, specially when dealing with battery pow-
ered devices, is power consumption. Directly related with
energy efﬁciency and power dissipation, it represents prob-
ably the most decisive design constraint.
Anotherfactorto takeinto accountis the costandthe de-
velopment time of the implementation. PCs are extensively
used,thus developmentkits, compilersandlibraries are very
optimized, helping to cut down time-to-market and related
costs. Custom solutions offer high performance and energy
efﬁciency, but they can greatly increase the cost and devel-
opmenttimeofthedesignedapplication.Forexample,while
the implementation of a Computer Vision application on an
ASIC or FPGA can easily reduce the energy consumption
around 30 fold, it can also multiply the cost by a factor of
ﬁve and the time-to-market by a factor of ten [45].
1.1 Contribution of our work
Ourworkaddressestheenablementofreal-timeLBP extrac-
tion of High Deﬁnition Video in multiple computing plat-
forms. In this context, the main contributions of our work
can be enumerated as follows:
1. A comprehensive survey of all LBP performance eval-
uations for different platforms that can be found in the
literature.
2. The implementation of the LBP operator in several plat-
forms: CPU (single core), GPUs (OpenCL), mobile de-
vices (ARM, DSP) and a custom hybrid SIMD/MIMD
platform.
3. The extended evaluation of some of the implementation
that can be found in previous work (mobile GPU, TTA)
4. A comparison of the characteristics of the LBP imple-
mentations in different computing resources included in
each platform category.
5. The publication of the source code of our implementa-
tions, referenced in the text and tables as [32].
The paper is organized as follows. In Section 2 we dis-
cuss the Local Binary Pattern operator and analyze the vari-
ation of computational complexity across different variants
and resolutions. Section 3 analyzes the implementation of
the LBP in general purpose computers. The different imple-
mentations of the LBP operator on mobile devices and their
performance and energy measurements are covered in Sec-
tion 4. Section 5 studies the different LBP implementations
on application-speciﬁc platforms or hardware platforms. Fi-
nally,Sections 6 and 7 discuss the results andsummarizethe
paper.
2 Local binary patterns
LBP is a texture feature, robust to illumination changes, that
is computed separately for every image pixel. The LBP fea-
ture is essentially a binary vector that is computed from
a neighborhood around the current image pixel. The most
commonly used neighborhood is 3x3 pixels, which is also
called non-interpolated LBP8,1. In this notation, the ﬁrst in-
dexreferstothenumberofneighborpixelsconsideredwhile
the second index depicts the desired radius of the neighbors.
The 3x3neighborhoodaroundpixelc containseight pix-
els p0,p1,...,p7. The ﬁnal LBP feature vector is composed
by thresholding the luminance of each pi against the center
pixel c. If the luminance of c is smaller than or equal to the
luminanceof pi,theresultti for pi willbe1,and0otherwise.
The results ti are organizedas a binary vectort7t6t5t4t3t2t1t0,
which can be interpreted as an 8-bit unsigned integer value.
Figure 1 shows the computation of the basic LBP8,1 opera-
tor.
Fig. 1: The LBP operator.
2.1 Interpolated LBP
To add rotation invarianceto LBP8,1 features, all LBP codes
corresponding to a binary rotation have to be treated as if
they were equivalent [46]. In this context, the sampling of
the neighbors has to be done at exactly the same distance.
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This interpolation is depicted in Figure 2. Extracting the in-
terpolated iLBP8,1 feature of a pixel c is a computationally
intensiveoperation.Aninterpolationalgorithmisusedtoap-
proximate image sample values at sub-resolution positions
where the original image data does not directly provide a
sample value.
The pixelgridin Figure2 depictsthe originalimage data
with small black circles reﬂecting the center of each pixel.
In interpolated iLBP8,1, the pixel values are assumed to be
positioned on an equal distance (gray circle) from the center
pixel. In the original image data this is true for pixels that
are vertically (p1, p5) or horizontally (p3, p7) aligned with
the center pixel c, but does not hold for the diagonal pixels
p0, p2, p4 and p6.
Fig. 2: Bilinear interpolation of pixel p2i depicted with a
black triangle.
Using bilinearinterpolation,it is possible tocomputethe
values of the diagonal pixels as if they would reside on the
same distancefromthe centerpixelas the verticallyandhor-
izontally aligned pixels. As an example, the value of an in-
terpolated pixel can be computed with the following equa-
tion:
p2i =W0(c)+W1(p1)+W1(p3)+W2(p2)+R, (1)
where
W0(p) = (
3
2
−
√
2)p, (2)
W1(p) = (
1
√
2
−
1
2
)p, (3)
W2(p) = (
1
2
)p (4)
and R is a constant.
2.2 LBP separability and computational scaling
LBP is essentially a pixel operator that scales with image
size. As LBP features are computed for every image pixel,
the computational times of the LBP increase proportionally
to the pixel count. Figure 3 shows how the computational
Fig.3:ComputationtimesoftheunoptimizedLBP operators
on an Athlon 1GHz processor.
times of the non-interpolatedLBP and interpolatedLBP op-
erators are linearly related with the image resolution.
The small pixel interdependency of the LBP operator
implies that the LBP extraction can also be divided into
blocks. For example, the partition of an input image can be
done in a straightforward manner by dividing the original
intensity image into a numberof stripes equal to the number
of processing entities. When performing this division, only
one row of pixels needs to be accessed by more than one
computing device.
2.3 Computational complexity of LBP variants
Since the introduction of the LBP, several variants of the
operator such as Multi-scale LBP, Radial Multi-block Bi-
nary Patterns, Varying LBP (VLP), Local Ordinal Contrast
Pattern (LOCP), LBP in Three Orthogonal Planes (LBP-
TOP) or CompletedLBP (CLBP) have beendeveloped[46].
Although its characteristics and functionalities are different
across the different variants, the computational complexity
ofthe basicoperatorsdependsmostlyonthenumberofsam-
pling points and on the number of interpolations that these
points require.
Based on this fact, it is possible to abstract the LBP type
and estimate the computational times of different LBP vari-
ants by extrapolation. For example, LBP8,1, LOPC8,1 and
CLBP8,1, require only 8 non-interpolated neighbor points,
thus, they are computationally equivalent. The same can be
saidaboutoperatorsrequiringinterpolationsuchasiLBP24,1,
VLBP1,8,1 andVLP-TOP(8,1)(8,1)(8,1) whichrequirethesam-
plingof24pointsbeforethecomparison.Thelinearincrease
of the computation times for different LBP variants respec-
tive to the needed sampling neighbors can be seen in Figure
4. However, other local descriptors related to the LBP, such
as LPQ [43] or BSIF [26], are deﬁned as the convolution of4 Miguel Bordallo L´ opez et al.
the image with a set of dense ﬁlters, requiring the intensive
use of ﬂoating-point multiplications.
Fig. 4: Computation times of the unoptimized LBP variants
on an Athlon 1GHz processor for HD720 images.
2.4 Census Transform
Around the same time as the original LBP operator was in-
troduced by Ojala et al. [42], Zabih and Woodﬁll [59] [60]
proposed a very similar local structure feature. This fea-
ture,calledCensusTransform,alsomapsthe localneighbor-
hood surrounding a pixel. The Census Transform has been
used mostly in stereo systems as a feature point that can be
matched between the left and right images [21].
With respect to LBP, the Census Transform only differs
bythe orderof the bit string.Since theextractionof theCen-
sus and LBP features is computationally equivalent, in this
article we will indistinctly refer to implementations of both
operators.
3 LBP on general purpose computers
Personal computers usually perform computer vision appli-
cations that demand very high performance and a massive
throughput of data. Since PCs are operated connected to the
power grid or are providedwith high capacity batteries, they
are not usually constrained by power demands. The appli-
cation implementations are thus driven by performance and
the maximization of the speed and frame rate.
Thelargevarietyofavailabletechnologies,libraries,sup-
portandprogramscutdownthecoldstart,andprovideasys-
tem ready for development in a short time. Developers can
focus on the problem itself instead of on technical issues
and the time invested in application design and implemen-
tation is usually short compared with other more speciﬁc
platforms[41].
In this section, we coverthe implementationsofthe LBP
operator in General Purpose Processors and Graphics Pro-
cessing Units, providing a comparison of the most typical
techniques and interfaces.
3.1 General Purpose Processors
MostmoderncomputerscontainaGeneralPurposeProcessor
(GPP) that can be classiﬁed as a Single Instruction Single
Data (SISD) core, with the emphasis put in the low latency
of a series of sequential operations. The main advantage of
this GPPs is their versatility, the ability to perform very dif-
ferent tasks at a low cost. They can performany type of data
processing, although its efﬁciency, measured in parameters
such as cost, power or integration capabilities is not always
optimal because of their general purpose quality.
3.1.1 LBP on General Purpose Processors
ThestraightforwardimplementationoftheLBPoperator[32]
consists of sequentially evaluating the comparison of each
pixel with each one of its neighbors. The binary value ob-
tained by the comparison is then shifted to the correct po-
sition that it may ﬁll in the ﬁnal binary word that repre-
sents the LBP feature. Finally, all the values are combined
into a binary word by performing a set of additions. In a
na¨ ıve sequential implementation of the basic LBP8,1, com-
prisingofeightneighboringpixels,thecomputationsneeded
for each center pixel are 8 comparisons, 7 bit shifts and 7
additions, with their corresponding memory accesses. This
implementation, although very simple, does not require the
use of ﬂoating-point types and is fast enough for many ap-
plications.
As described before, when computing the interpolated
version of the iLBP8,1, before the comparisons, shift and
additions, the value of four of the neighbors has to be in-
terpolated. The value of these is acquired as the weighted
sum of the four closest neighborsto the needed value. In the
case of a bilinear interpolation, these computations increase
the number of operations required per pixel in four ﬂoating-
point multiplications and three ﬂoating-pointadditions, plus
the corresponding data type casts.
3.1.2 Avoiding conditional branching
For many applications in which high resolution and frame
rate are needed, the straightforward implementation of the
LBP is not fast enough to be performed in real time. Se-
veral algorithm optimizations can be done considering care-
fully the type of architecture that the implementation will
use. For example, in typical GPPs, the memory bandwidth
of the processor and techniques for maximizing the number
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performance. Also, the number of micro-operations per in-
struction varies and some instructions consume more clock
cycles than others. Another problem with the LBP operator
is that each pixel valuein a neighborhoodmust be compared
to the value of the center, requiring many memory accesses
per pixel. With P neighbors this causes an average of P/2
pipeline stalls per pixel because the comparison result can-
not be predicted.
However, the operator can be implemented without con-
ditional jumps. In 2003, M¨ aenp¨ a¨ a et al. [36] proposed an
LBP implementation that allows the exploitation of the full
capability of the pipeline by drastically reducing the num-
ber of conditional jumps by using the processors’ internal
representation of integer values, while keeping the number
of memory accesses low. The LBP code is built by setting
a bit in the binary number depending on whether a value
in a neighborhood is larger than the center pixel. However,
the calculation must be performed with a sufﬁciently large
numberof bits to ensure that no overﬂowsor underﬂows oc-
cur when calculating the difference. Their implementation
ensures that only very few memoryreferencesmiss the ﬁrst-
level cache. Also, the CISC instructions used are all one-
cycle operations, with the exception of memory-to-register
and register-to-memorytransfers.
3.1.3 LBP on SIMD units
Despite the evolution of the industry, pure SISD micropro-
cessors do not offer adequate performance for a large set
of tasks. The inclusion of Single Instruction Multiple Data
(SIMD) units is decisive for tasks such as video and im-
age processing. SIMD processors have a unique control unit
and multiple processing units. There are several ways of ac-
cessing the capabilities of modern SIMD units [29], such as
inlining the corresponding assembly language instructions
into the code, using array annotations that specify the array
sections that must be transformed from scalar to vectors or
pragma inclusions that help the compilers to automatically
vectorize suitable code.
A possiblesolutionforspeedinguptheLBP calculations
onmoderndesktopapplicationprocessorsis theexploitation
of the included SIMD units. An LBP implementation that
takes advantage of this can be found in the work of Jur´ anek
et al [25]. Their implementationuses the Intel Stream SIMD
Extensions instruction set (SSE) on an Intel Core i7 CPU.
The intrinsic SSE operations provide a way of execute one
operationovermultipledata,allowingparallelizationandin-
creasing the overall performance. The SSE instruction set
can be used on a vector of values to a total of 128 bit. For
a typical 8 bit gray-scale image, the SSE intrinsics allow a
total of 16 operations executed in one instruction.
The experiments show that the SIMD implementation
is about seven times faster than unoptimizedLBP code. The
overheadintroducedbytheimagepreprocessingandreorder-
ing routine accounts for about the 7% of the computation
times.
The actual LBP calculation is obtained by loading 16
aligned pixels (a 4x4 pixel map) using two 64-bit reads and
expandingthe center value of the desired 3x3 neighborhood.
The 4x4 pixel mask is compared with the expanded central
value with a SSE comparison instruction. The result will act
as a mask for the LBP vector of weights. The last step con-
sists on assigning a zero value to the positions outside the
desired 3x3 neighborhood and applying an SSE AND oper-
ation. The ﬁnal LBP value is obtained by summing up the
masked weights.
The implementation requires the preprocessing of the
image by reordering the data in a suitable manner to reduce
the number of memory accesses. In the case of the inter-
polated LBP, the corner values should be computed before
the reordering. For a simple approach, a non-preprocessing
technique for different kernel sizes can be found in the cen-
sus transform implementation by Zinner et al [61].
3.1.4 Multi-core architectures
Most of the newest desktop computers include General Pur-
pose Processors with several identical cores. All the cores
are usually identical and can include a SIMD unit. Identi-
cal or different tasks can be assigned to the cores by using
several Application Programming Interfaces (APIs) such as
Intel Threading Building Blocks or OpenMP [29]. The mul-
tiple cores can share the data with different techniques such
as shared caches or the implementation of message passing
communication methods.
Humenberger et al. [20] studied the performance of the
LBP-equivalent Census transform on an Intel Core2Quad
2.5GHz processor.The algorithmmakes intensive use of the
IntelSSEinstructionstocompare16valuesof8-bitsatonce.
The multicore capabilities are exploited by dividing the in-
put images into equal stripes and assigning them to each one
of the cores by using the OpenMP API.
It has to be notedthat doublingthe numberof processors
doesnotdoublethespeed.For eachpartition,a rowofpixels
needs to be accessed by two of the cores, causing an over-
head. The experiments show that for the LBP computations
on N cores, the time consumed per frame gets reduced by a
factor of approximately0.8 to 0.9 times N. The results show
thatusingthefourcoresonaprocessor,thecomputationsare
be about 3.6 times faster. In Humemberger’swork, the over-
head in using more than one core is believed to be caused
by the operating system and cache utilization. However, we
believe that the contention in the access of data shared by
several cores is also a contributing factor.6 Miguel Bordallo L´ opez et al.
3.1.5 Comparative performance analysis
To illustrate the implementationtechniques,a series of mea-
surements have been done on an Intel i5 Quad Core pro-
cessor. A summary of the results and speedups that can be
obtained with the different implementationstrategies can be
seen in Table 1. The results are obtained with input images
of High Deﬁnition video (1280x720 pixels). However, as
discussed before, since the LBP computation times scale
with the resolution, the performance values for other reso-
lutions can be estimated by extrapolation.In the table, along
with the computation times and speedup factors, a count of
clock cycles per pixel (CPP) is also given as a normalized
value independentof the clock frequencyand the resolution.
The CPP value represents the equivalent number of clock
cycles that a processor needs on average for extracting the
features of one pixel.
The results show that the avoidance of conditional bran-
ching and a fast interpolationroutinealmost triples the com-
putation speed. However, under the current processor tech-
nology, single core implementations are unable to process
rotation invariant LBP variants in HD720 video at the re-
quired 30 fps. frame rates. Sequential implementations of
the LBP will not be able to cope with increasing imaging
resolutions and frame rates. However, the use of a SIMD
unit that parallelizes the comparisons can increase the speed
up to a total of 7x, enabling the processing of non interpo-
lated HD720 frames in real-time.
The division of the tasks between multiple cores in a
parallel implementationallows the pushingof the LBP com-
putation speedup to about 27 times faster than unoptimized
code. Properly developed multicore code, combined with
high-endCPUs can enablethe LBP extractionof evenUltra-
High deﬁnition video (4K and 8K video) in real time at a
high frame rate. However, although multi-core and SIMD
programmingimprovetheapplicationperformance,theirefﬁ-
cient utilization can signiﬁcantly increase the development
time.
The increase in the integration density has improved the
availablehardwareresources,includinghigherclockfrequen-
cies and multiple processor cores. The results show how
multiple homogeneous cores on a chip improve the perfor-
mance of highly parallel algorithms such as the LBP in im-
age analysis. However, it has been foreseen that the beneﬁts
of homogeneous multiprocessor scaling will soon deplete.
Therefore, we cannot realistically expect that the use of the
same kind of CPU architectures will scale with the time at
thesamelevelas therequiredresolutionandframerates[15].
Different architectures based on heterogeneous multi-
processors can achieve much higher performance and en-
ergyefﬁciency.However,until now,their large-scaleuse has
been hindered by the notoriously hard programmability.
3.2 Graphics Processing Units
GraphicsProcessingUnits(GPU)arespecializedco-processors,
usuallyemployedto reducethe workloadof the main micro-
processorin PCs. They implementhighly optimized graphic
operations or primitives. For certain tasks and due to their
very high level of parallelism, they have a higher opera-
tion throughput than modern microprocessor while running
at lower clock rates.
GPUs have hundreds of independent processing units
(cores) working on ﬂoating-point data. Memory access is
critical to avoid processing downtimes, both in bandwidth
andspeed.Flowcontrol,loopingandbranchingarerestricted
and might cause performance penalties.
Current GPUs provide a high processing power and ex-
ploit the massively spatial parallelism of these operations.
This fact makesthem an attractivedevicefornongraphicre-
lated tasks. General Purpose computing on GPUs (GPGPU)
is a technique to perform general computations on these de-
vices [44] [7]. Several APIs make possible to use their spe-
cialized and limited pipeline to perform complex operations
over complex data types while their interfaces simplify the
memory management and data access.
3.2.1 Stream processing LBP with OpenGL
OpenGL (Open Graphics Library) is a multi-platform API
for rendering 2D and 3D computer graphics which can be
used for general purpose computation by utilizing program-
mableshaderswithCg,aspeciﬁcOpenGLshadinglanguage.
In 2008, Zolynski et al. [62] introduced the ﬁrst GPU-
based Local Binary Pattern implementation. In their work,
the multi-scale LBP texture feature extractor was reformu-
lated to enable the efﬁcient execution on the GPU, using the
programmable capabilities of the OpenGL API and the Cg
shader language.
The implementation employs Gaussian-ﬁltered images
to compose a multi-scale interpolated LBP that uses each
one of the RGBA channels to construct the LBP of a previ-
ouslydeterminedradius.The codeis designedas a pipelined
chain of Cg programs that read an input texture, performthe
LBP computations and write the results onto an output tex-
ture. The memoryis efﬁciently used by the employmentof a
basic ping-pong buffering, where two textures are reserved
and the calculations are performed alternatively in each one
of them.
In the pipeline, the gray-scale input is uploaded into ev-
ery color channel and a Gaussian ﬁlter kernel that matches
the sampling radius of the LBP is used to avoid sampling
artifacts. The most important part of the algorithm is the
computationof the LBP values from the blurredimages. For
efﬁcient computation, a vectorized version of the code thatEvaluation of real-time LBP computing in multiple architectures 7
Processor time(ms) speedup CPP CPP per core
LBP/iLBP LBP/iLBP LBP/iLBP LBP/iLBP
Single core 2.5 GHz
Scalar[32] 49 / 350 1x / 1x 133 / 950 133 / 950
Branchless[36] 16 / 129 3x / 2,7x 45 / 350 45 / 350
SIMD[25] 6,6 / 48 7,4x / 7,2x 18 / 130 18 / 130
i5 Quadcore 2.5 GHz
2 cores[20] 3,4 / 24,5 14,5x / 14x 9,2 / 67 18,4 / 134
3 cores[20] 2,3 / 16,7 21,5x / 21x 6,2 / 45 18,6 / 135
4 cores[20] 1,8 / 13,2 27x / 26,5x 5 / 36 20 / 144
Table 1: Summary results for the LBP implementations on a CPU for a 1280x720resolution.
uses multiplications and additions instead of bit shifts and
bit sets is used.
The algorithm is executed on the GPU by assigning one
pixel per thread that can be executed concurrently in each
one of the GPU cores or shader units. Important ﬁndings of
this work are that the four channels can be computed at the
same time and that the hardware-based automatic interpo-
lation of the graphics hardware can be used with no extra
time consumptionin respect to the non-interpolatedversion.
In addition, multi-scale LBP implementations where a pyra-
mid ofresolutionsis neededcan also make use of the texture
unit hardware interpolation by composing multi-resolution
MIPMAPS.
In theirexperiments,annVidiaGeForce7600GTgraph-
ics card performs 14 times faster than the Core2Quad 2.4
GHz. CPU. I/O transfers account for about the same time as
the computations themselves, but this operation only adds
to the end-to-end latency, since it can be performed concur-
rently with the GPU and is typically CPU-bound.
The OpenGL-based LBP algorithm presents a small de-
viation in the computed LBP values. Due to the accuracy of
thebuilt-inoperationsin thegraphicpipeline,whencomput-
ing the algorithm using half-ﬂoats (16-bit), between 0.2%
and 1% of the values differ from a CPU implementation.
These results are shown to improve with the use of more
modern cards such as GeForce 8 family, which presents im-
provedaccuracyandusablerangeintheirﬂoating-pointunits.
Whether these inaccuracies are acceptable or not, depends
mainly on the application.
In 2010, Leibstein et al. [33] showed the easy scalability
in the GPU performance by reimplementing Zolynski’s al-
gorithm on a nVidia GeForce GTX260 and a 3 GHz Athlon
II processor, obtaining more than 30 times faster execution
times in the GPU comparedwith the chosen CPU. Their im-
plementation is also based on the OpenGL API and the Cg
languageanditincludesthecomparisonofseveralLBPvari-
ants and the extension of the method to Radial Multi-Block
Binary Patterns.
3.2.2 Shared memory stream computing of the LBP with
CUDA
As GPUs have been proved very suitable for some kinds
of general purpose computing, GPU manufacturers have in-
cluded abstraction layers over the GPU hardware. This al-
lows the developers to implement high performance algo-
rithms, avoiding the use of graphics speciﬁc APIs and elim-
inatingtheneedtoutilizethe completegraphicspipeline[7].
CUDA, a common API developed by nVidia represents
the GPU as an external device that can ofﬂoad the main pro-
cessor by executing some of the tasks through the use of
kernels. These kernels invoke one thread per data instance
and divides them a grid of blocks that are assigned to each
one of the streaming multiprocessors.In addition to a global
shared memory, the CUDA model includes the access to a
faster small-sized shared memory that can be accessed by
all the threads within a block and that practically acts as a
ﬁrst level cache. This model increases the performance of
the implemented algorithms since it reduces the need to ac-
cess the global memory that happens on stream processing
with graphics APIs. Figure 5 depicts the CUDA computa-
tional model as opposed to traditional stream processing. A
more detailed CUDA description can be seen in the work of
Nickolls et al [39].
Fig. 5: Stream based processingand shared memorymodel.
In this context,the CUDA implementationof algorithms
that allows the execution of one thread per pixel is straight-8 Miguel Bordallo L´ opez et al.
forward. An LBP implementation on a GPU using CUDA is
depicted in the work of Hartley et al [17]. In their work, the
extraction of the LBP features is treated like the convolution
of an image with a 3x3 mask followed by a binary to deci-
mal conversion. They calculated a requirement of 296 bytes
of shared memory per block of threads and 10 registers per
thread.
Although it cannot be used as a general rule [55], many
parallelimplementationsonmultiplecorespresentincreased
performancewhen they have high occupancy.In this case, it
was obtained with a 16x16 grid for a total 256 threads per
block. After the desired image is transferred to the global
GPU memory, each thread reads a pixel from the global
memory and stores it in the shared memory. As discussed
before in the multiprocessor implementation, the pixels in
theborderregionsofthegridareunabletoaccesstheirneigh-
bors. Hence, a partition strategy that overlaps two rows and
two columns has to be used, decreasing the effective perfor-
mancebyintroducinga23%idlecyclesandassociatedmem-
ory accesses. The experiments performed by Hartley et al.
show that a CUDA implementation using global memory is
about 2 times faster than the OpenGL one, while the use of
shared memory increases the performance about 2 to 3 fold.
A comparison between the performanceof a CUDA im-
plementation of the LBP and a CPU using SIMD instruc-
tions can be seen in the work of Herout et al [18]. Other
relevant implementations of the computationally equivalent
census transforms are found in the work of Humenberger
et al. [21] [61], Tek et al. [53] or Cheng et al. [9], whose
experiments show similar results.
3.2.3 Multi-platform portable code with OpenCL
The implementation of the LBP operator clearly depends on
the chosen platform, and it might imply several developing
efforts to optimize each implementation.However, there are
some solutions that favor the portability of the code across
very different platforms.
When the LBP operatorneeds to be executedacross het-
erogeneousplatforms,a goodsolutionis the implementation
of the code using a standard cross-platform framework such
as OpenCL. OpenCL is an API that deﬁnes the access and
control of OpenCL-capable devices and it includes a C99-
based language that allows the implementation of kernels
on them. OpenCL simpliﬁes the executionof task-basedand
data-based parallel tasks on sequential and parallel proces-
sors. Currently,desktop computerscan executeOpenCL im-
plementationsontheir multicore GPPs and GPUs. However,
OpenCL kernels can be easily ported and executed in other
processors and platforms, such as embeddedprocessors, ap-
plication FPGAs[49], speciﬁc multi-cores [24] or multicore
DSPs [35].
An advantage of a cross-platform code is that the exe-
cution of exactly the same code can be compared in several
platforms in terms of speed and accuracy. In case of hetero-
geneous computing resources, these results favor the com-
position of a scheduling and partition strategy that makes
use of the accurate performance measurements.
As an example, we have implemented a straightforward
OpenCL kernel that performs a non-interpolatedLBP8,1 ex-
tractionthatcanbeexecuted,evenconcurrently,onannVidia
GPU and an Intel i5 2.5GHz. CPU. The na¨ ıve implementa-
tion deﬁnes one thread per pixel that executes 8 neighbor
comparisons. When adding a reduction of conditional bran-
chingtechnique,ourexperimentssuggestthatanLBP kernel
can increase its performance about a 40% on a CPU. The
source code of both versions can be downloaded from our
website [32].
3.2.4 Data transfer on GPUs
Graphics Processing Units present clear beneﬁts for inten-
sive parallel computingalgorithms in terms of performance.
These algorithms can be considered compute-bound algo-
rithms, meaning that the algorithm execution time is de-
termined by the speed of the central processor, which has
a 100% utilization rate. On the other hand, several algo-
rithms do not require a high amount of operations per data
byteandareconsideredI/O boundormemory-bound,where
the number of memory accesses and memory access speed
is the limiting factor. Since GPUs have very high memory
bandwidth, they still present advantages in this kind of al-
gorithms [56]. For example, a low-budget nVidia Quadro
FX5600presentsamemorybandwidthofabout614.4Gbit/s,
while higher end cards can easily surpass the Tbit/s barrier,
almost one order of magnitude higher than desktop CPU
platforms.
However, typical desktop GPU-CPU systems are essen-
tiallydistributedmemorysystemswheretwosourcesofcom-
munication have to be taken into account. Memory com-
munications happens between the processor (GPU or CPU)
and its local memory while network communications hap-
pens between different processors and their associated local
memories. These transfers are usually done by using a pe-
ripheral bus, such as PCI-Express, which presents a signif-
icantly smaller data transfer rate. For example, a x16 PCI-
Express bus has a theoretical limit of 31.25 Gbit/s.
The LBP algorithm does not require a high amount of
computations per byte, hence, in most of the systems, it
can be considered a memory-boundalgorithm. The network
communicationfortheLBPalgorithmonlyrequiresthetrans-
feroftheinputimagefromthe mainRAM tothe GPU mem-
ory once, while the rest of the memory access can be done
from the on-boardGPU memory.However,since data trans-
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implies thatboththe peripheralbustransfersand thecompu-
tations can be done concurrently, the transfer latencies can
be hidden, adding only to the ﬁnal end-to-end latency but
not to the computation times.
In some new platforms, the transfer time between pro-
cessors is reducedbyincludinga high-endGPU anda multi-
core CPU on the same chip [5]. In this case, both processors
(GPU and CPU) are allowed to access the main memory,
eliminating the need of a peripheral bus transfer.
In this context, we have studied the transfer times of se-
veral 8-bit gray-scaleimages by measuringthe I/O times us-
ing OpenCL and CUDA interfaces. Our experiments show
that on a Quadro FX5600 connected to a x16 PCI-Express
bay, the transfers between GPU and CPU are done at a rate
of about 23.8 Gbit/s when no other programs other than the
operating system are running. These results, consistent with
the theoretical bus limit imply a transfer time of 0.31 ms per
HD720p frame when the load of a single core CPU is below
50%. This means that the LBP computationsuse more com-
putationtime, includingon-boardmemoryaccesses than the
required data transfer times.
The use of a GPU proves to be very useful when some
other tasks need to be done during LBP computation, espe-
cially with longimage pipelines that reducethe relativetime
of data exchangebetweencomputingentities and the load of
the CPU that does the transfer.
3.3 Comparative performance analysis
To illustrate the implementationtechniques,a series of mea-
surements have been done on an nVidia Quadro Fx5600, a
GPU with a 600 MHz clock frequency, 614 Gbit/s internal
memory bandwidth and 128 processor cores. A summary of
the results and speedups that can be obtained with the dif-
ferent implementation strategies can be seen in Table 2. The
results are obtained using 720p HD images (1280x720 pix-
els).
Along with the I/O and computing times, the speedup
factors and a count of clock cycles per pixel, a CPP per core
count gives also a measurement independent of the number
of processor cores present on the GPU. As a comparison,
the same openCL code used on the GPU was executed on
the Intel i5 CPU.
The results show that the use of stream processing on a
GPU reduces the computation times almost eight-fold for a
non-interpolatedLBP8,1. However,the inclusion of a shared
memory model when using a GPGPU speciﬁc API such as
CUDA or OpenCL, allows to push the LBP computation
speedup about 27 to 35 times faster than unoptimized CPU
code. These values enable the LBP-processing of HD720
video in real time in almost any GPGPU enabled GPU when
processing the non-interpolated LBP8,1, while keeping the
most of the CPU free to perform other tasks.
The increased performance of a GPU is even more no-
ticeablewhenaninterpolatediLBP8,1 is needed.Inthis case,
the execution time does not increase thanks to the use of the
GPU texture memory and the built-in bilinear interpolation
routines. Compared with unoptimized LBP code executed
on a CPU, an OpenGL-based stream processing techniques
is up to 54 times faster, while the use of a GPGPU speciﬁc
API and a shared memory model increase the performance
by a factor over 200, enabling the construction of real-time
rotation invariant LBP applications even in HD1080 resolu-
tions and beyond. Higher-end GPUs, with more than 3000
cores and up to 2500Gbit/s memory bandwidths, can un-
doubtedly process several streams of ultra-high deﬁnition
video.
The combineduse of CPU-GPU proves to be very effec-
tive in terms of speed and also development time, although
it is very restricted in terms of form factor and especially in
power consumption. When these parameters are very con-
strained, different solutions are preferable. This applies, for
example, to mobile and embedded applications.
4 LBP on mobile devices
Mobilecommunicationdevicesarebecomingattractiveplat-
formsformultimediaapplicationsas theirdisplay andimag-
ing capabilities are improving together with the computa-
tionalresources.Manyofthedeviceshaveincreasinglybeen
equipped with built-in cameras that allow the users to high
deﬁnition video frames at very high frame rates.
The main constraint present in mobile devices, along
withits small size andcomparativelyreducedcomputational
power, is that they are, essentially, battery powered devices.
This implies that the application developmenttrade-offs and
challenges that need to be dealt with mobile devices are
closely related not only to pure performance, but also to en-
ergy efﬁciency.
The employment of energy-efﬁcient platforms greatly
improve the battery life of a mobile device. In addition to
the power efﬁciency of their solutions, the designers need to
take into accountthe powerneeds of the sensors themselves.
For example, a mobile camera requires about 4mW/frame/s
for VGA resolution, which implies about 13pJ/pixel.
Figure 6 shows the battery discharge times of a Nokia
N900 (OMAP3430) phone under constant load. Since the
battery life is a nonlinear function of the load current, even
small improvements in the energy efﬁciency of the applica-
tions imply high improvements in the operation times [48].
With power efﬁciency and reduced space in mind, most
mobiledevicemanufacturersintegrateseveralchipsandsub-
systems on a System on Chip (SoC). Figure 7 depicts a sim-
pliﬁed diagram of the top organization of an example TI
OMAP3430 SoC from a mobile device.10 Miguel Bordallo L´ opez et al.
Processor I/O time(ms) speedup CPP CPP per core
(ms) LBP/iLBP LBP/iLBP LBP/iLBP LBP/iLBP
Single core Scalar[32] 0 49 / 350 1x / 1x 133 / 950 133 / 950
Quad core OpenCL[32] 0,36 10,1 / 130 4,8x / 2,7x 27,5 / 350 110 / 1400
FX5600
OpenGL[62] 0,31 6,3 / 6,3 7,8x / 54x 17 / 17 528 / 541
CUDA[17] 0,31 1,4 / 1,5 35x / 233x 3,8 / 4,0 120 / 125
OpenCL[32] 0,31 1,6 / 1,7 30,5x / 205x 4,3 / 4,6 145 / 151
OpenCL(opt.)[32] 0,31 1,1 / 1,3 44,5x / 269x 3,0 / 3,5 100 / 115
Table 2: Summary results for the LBP implementations on a GPU for a 1280x720 resolution.
Fig. 6: Discharge time of a 1320mAh Li ON battery on
a N900 phone (OMAP3430). The shape of the discharge
curve implies that small improvements in the applications’
energy efﬁciency can achieve high improvements in the op-
eration times.
Fig. 7: A simpliﬁed diagramof an example mobileSoC, the
OMAP3430 mobile SoC.
Along with a General Purpose Processor, SoCs usually
contain several domain-speciﬁc subsystems such as DSPs,
GPUs, mixed-signal, camera subsystems or radio functions.
The hardware is often shipped with a set of controlling soft-
ware and APIs that handle the communicationbetween pro-
cessors, peripherals and interfaces.
4.1 Mobile Application Processors
Mobileapplicationprocessorsaretypicallydevelopedtocon-
sume less power and dissipate less heat than desktop com-
puters,whileusingasmallersiliconsize. Topreservebattery
life, mobile processors can work with different power levels
and clock frequencies and it is usually possible to turn off
several parts of the chip.
The most typical mobile processors are based on the
ARMarchitecturewhichdescribesafamilyofcomputerpro-
cessors designed in accordance with a RISC CPU design. A
VFP (Vector Floating Point) coprocessor is included to pro-
vide for low-cost ﬂoating point computations although later
versions of the architecture have abandoned it in favor of
more complete SIMD units.
Several LBP-based mobile applications that run on an
ARM processor can be found in the literature. An early mo-
bile implementation of a face detection system on a mo-
bile device can be found in the work of Hadid et al [16]. In
their application, LBP features were used to implement face
authentication on a Nokia N90 which features a 220MHz
ARM9 processor. Later, Chen et al. [8] improved the re-
sults and implemented the system on a 432MHz ARM11
processor.
A recent work by Vazquez et al.[54] implemented an
LBP-based face recognition system using OpenCV. In their
system, The LBP8,1 computations, accounted for about 7%
of the total system computation. Their results, measured on
a 1GHz ARM Cortex A8 processor, show that the LBP fea-
tures can be computed on 800x600 pixel pictures on 36ms.,
which implies a computationtime of around75 clock cycles
per pixel.
However, the particularities of ARM processors enable
some code optimizations to achieve higher performance. In
this context, we have implemented an ARM optimized ver-
sion of the LBP8,1 operator that avoids conditional bran-
ching and makes use of the built-in ARM registers to re-
duce the number of memory accesses. Their use, along with
general ARM optimization tips such as the use of do-while
loops and counter decrement, pushes the required compu-
tation times close to a value of 50 clock cycles per pixel
(CPP)[51]. The source code can be downloaded from our
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4.1.1 NEON coprocessors and SIMD units
Many computationally intensive tasks require high perfor-
mance computations that cannot be carried out efﬁciently
by the mobile application processor alone. In this context,
a wide range of accelerator modules have been included as
speciﬁc arithmetic units or coprocessors accessed through
special sets of instructions. Many ARM-based mobile pro-
cessors provide signal processing acceleration by including
aSIMDcoprocessorknownasNEON,whichsharesﬂoating-
point registers with the VFP. The exploitation of the NEON
coprocessor is done in as similar way as on desktop pro-
cessors by using pragmas, inline assembly instructions or
NEON intrinsics.
An implementation of the LBP equivalent Census trans-
form that makes use of the NEON coprocessor of a ARM
Cortex A8 processor can be found in the work of Suomi-
nen[52]. In his implementation, the use of the NEON unit
is done by explicitly using intrinsics. In his algorithm, the
central pixel is replicated along eight lanes of a NEON vari-
able and compared against the neighbors at the same time.
The experimental result of the straightforward implementa-
tion shows a performance gain of about 40% when com-
pared with optimized ARM code, pushing the CPP count to
37 for a non-interpolatedLBP8,1.
The use of a NEON coprocessor slightly increases the
power consumption of the ARM-based SoC. Texas Instru-
ments OMAP3530 Power Estimation Spreadsheet[23] de-
pictsapowercontributionof120mW.fortheuseofaNEON
coprocessorat 600MHz.However,these ﬁguresimply a bet-
terperformanceoverpower,withabouta40%gaininperfor-
mance for only a 20% increase in the power consumption
which rises from 0.91 to 1.11mW/MHz.
4.1.2 Concurrent heterogeneous implementations
Themultipleheterogeneousprocessingcorespresentinmod-
ern SoCs such as the OMAP3530 offer the possibility of
increasing the overall performance of the system by using
asymmetric multiprocessing. The most straightforward way
of taking advantage of this fact consists on dividing the ap-
plication into different tasks and ofﬂoadingthe CPU by exe-
cutingthemonthemostsuitableprocessor.However,amore
efﬁcient way consists on pipelining the different tasks and
executing them concurrently in different processors.
Whenthealgorithmis noteasilydividedbuttheinvolved
data is, the same task can be carefullypartitionedand sched-
uled over the multiple cores if a good knowledge of the
performance of every core is obtained[34]. In case of no
data interdependency,the time td used by the speed-optimal
workload distribution over two different processors can be
expressed with the following equation:
td = (1−
tproc2+ttran
tcpu+tproc2+ttran
)x(tproc2+2∗ttran), (5)
where tcpu is the time measured using only the main pro-
cessor, tproc2 is the time measured using only the secondary
processor (e.g. mobile GPU or DSP) and ttran is the time
to transfer the data between processors, which is considered
CPU-bound.
Intermsofpowerconsumptions,ifwedeﬁne pcpu, pproc2
and ptran as the powers consumed by the corresponding ac-
tions, the total power drain pd can be modeled as follows:
pd = pcpu+ pproc2x
tproc2
tproc2+ttran
+ ptranx
ttran
tproc2+ttran
, (6)
and the total energy used can be obtained as:
Ed = pd ∗td. (7)
As discussed in Section 2, the LBP is an operator that
is easily partitioned by simply dividing the input image into
sections that overlapone row and/orcolumn.In this context,
the processing of the LBP can be distributed on the hetero-
geneous cores by dividing the data proportionally to the in-
verse of the computing times while keeping the number of
shared neighbors as small as possible.
4.2 Mobile GPUs
Mobile Graphics Processing Units can be treated as an inde-
pendent entity and its reduced clock frequency and Energy
per Instruction (EPI) can potentially reduce the power needs
of image analysis tasks on mobile devices [2]. A mobile
GPU is especially useful as a co-processor to execute cer-
tain functions, while employing its resources is most conve-
niently and portably done with a standard API [10] [50]. On
a mobile device platform the choice is essentially limited to
OpenGL ES or RenderScript, while the emerging OpenCL
EmbeddedProﬁle is likely to offer ﬂexibility similar to ven-
dor speciﬁc solutions designed for desktop computers.
Many of the recent mobile devices have not yet taken
intoaccounttheuseofGPU forcamera-basedprocessing.In
somearchitectures,imageprocessingalgorithmsthatusethe
camera as the main source for data, lack of fast ways of data
transferring between processing units and capturing or sav-
ing devices. In this context, to map the algorithms properly
on the GPU, the data should be copied to the video memory
in the speciﬁc model of OpenGL textures passing through
the CPU and causing an overhead.
On the other hand, although discrete GPUs present in
desktop systems usually transfer data with the main pro-
cessor using a peripheral bus, many current mobile plat-
forms integrate the memory, the GPU and multicore CPU12 Miguel Bordallo L´ opez et al.
in the same SoC and reduce costs, power and size by in-
tegrating a uniﬁed memory architecture (UMA) that allows
eachprocessorto access themainmemory[13].Adrawback
of this approach is that the GPU needs to share memory ac-
cess bandwidth with other system parts such as the camera,
network and display, subsequently reducing the amount of
dedicated memory bandwidth for graphics rendering [37].
The use of a mobile GPU decreases the workload of
the application processor and proves to be very useful when
some other tasks need to be done during LBP computation,
especially with long image pipelines that can reduce the
waits and data exchange between computing entities. In ad-
dition, GPU implementations are highly scalable and future
mobile GPUs will likely surpass CPU implementations.
4.2.1 OpenGL ES implementation of the LBP
A detailed implementation of the LBP algorithm on a mo-
bile GPU can be found in the work of Bordallo et al. [3] and
an improved version of the source code can be downloaded
from our website [32]. The simplest way of implementing
LBP on a mobile GPU takes in a basic 8 bits per pixel in-
tensity picture. However, a more efﬁcient way consists on
taking in a 32 bits per pixel RGBA picture. Even if the in-
put picture has only one channel, this approach will offer
a better performance since the texture lookup function will
always return values of all the four channels.
The 32-bit RGBA texture can be composed in various
ways. For example, when low end-to-end latency is not im-
portant, a different gray-scale picture can be uploaded onto
each one of the RGBA texture channels. However, since the
LBP algorithm is easily separable, another solution is to di-
vide a regular intensity picture into four sections that would
be assigned to different color channels.
Therequiredpreparationfortheinputimagescanbealso
included at the same stage as the gray-scale conversion and
scaling. The uploaded texture can be divided into four sec-
tionsthat canbeused totextureeachoneofthe RGBA chan-
nels of the rendered quad. The result is suitable as the input
of the LBP computation. Figure 8 depicts the preprocessing
algorithm.
Fig. 8: Composition of an RGBA texture.
The OpenGL ES mobile GPU pipeline is composed of
vertex and fragment shaders. The vertex shader operates on
vertices and, properly designed, it can be used to transform
the coordinates of a quad through matrix multiplications.
Depending on the application, these operations can be used
to compose a multi-scaled image or to just pass the texture
coordinates forward.
The fragment shader operates on fragments (pixels) and
itcanbeusedtoperformoperationssuchastheLBP calcula-
tions. After this, the data goes through various per-fragment
operations before reaching the frame buffer. While the quad
is textured, bilinear interpolations for each pixel are calcu-
lated in parallel on the GPU. The rendering surface is then
copied back to the main memory as a native bitmap. The
fragment shader program accesses the input picture via tex-
turelookups.Since thismodelacceptstheuse ofnon-integer
indexes, the interpolated version of the LBP that makes use
of the built-in interpolation capabilities is as fast as the non-
interpolated.
A straightforward solution to calculate the LBP values,
in a similar way as with desktop GPUs[62], is to form the
LBPvaluebymultiplyingthebinarynumber’sbitswiththeir
corresponding weight factors and then sum all products to-
gether.
The ﬁrst operation fetches the selected pixel’s value and
the second it’s neighbors’values. Next, the built-in OpenGL
ES 2.0 function step returns a matrix of ones and zeros cor-
respondingto relations of pixels’ values. The LBP values of
all the channels can then be calculated by multiplying the
binary matrix with the weight factor vector.
Both the standard and interpolated versions of the LBP
algorithmweretestedona PowerVRSGXmobileGPU.The
implementation used multiple image sizes in order to iden-
tify dependencies from the cache efﬁciency and the level of
parallelization, but no signiﬁcant differences were found.
The experiments show that the PowerVR GPU is able to
compute the LBP over HD720 frames in around 160ms. Al-
thoughthe GPU is slower than the CPU at platformlevel, an
improved performance can be achieved if both are utilized
concurrently.
Since GPUs are usually designed with smaller clock fre-
quency than General Purpose Processors, the specialization
ofits unitsleadstoa smallerEPI.Ourexperimentsshowthat
the PowerVR530 mobile GPU included on the Beagleboard
kit consumes about 110mW with the overheadsof the mem-
ory readings. Texas Instruments OMAP3530 Power Estima-
tion Spreadsheet[23]reports a consumption of about 93mW
for a 110MHz frequency which is consistent with our mea-
surements. These measurements imply a power consump-
tion of about 0.85mW/MHz when the GPU is operated at
the intended operating points. When an application does not
have heavy time constrains or real-time requirements, the
mobile GPU proves to be a good alternative to reduce the
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4.3 DSP
A Digital Signal Processor (DSP) is a microprocessor-based
system with a set of instructions and hardwareoptimizedfor
data intensive applications. Although not exclusively used
in mobile devices, DSPs are often used in mobile and em-
bedded systems, where they integrate all their necessary el-
ements and software.
DSPs are able to exploit parallelism both in instruction
execution and data processing by adopting a Harvard archi-
tecture and Very Long Instruction Words (VLIW) that allow
the execution of instructions on each clock cycle. Although
many DSPs have ﬂoating-point arithmetic units, ﬁxed-point
unitsﬁtbetterinbattery-powereddevices.Formerly,ﬂoating-
point units were slower and more expensive but nowadays
this gap is getting increasingly smaller.
4.3.1 LBP implementation on DSP
An example of the use of a DSP in the computation of the
LBP can be found in the work of Shen et al. [47], describ-
ing the utilization of the DSP core of a Texas Instruments
OMAP3530platformtoextractLBP featuresonapalmprint
recognition system. However, no detailed measurements of
the performance were taken.
We have implemented the LBP operator on a C6416
ﬁxed-point DSP, integrated on the OMAP3530 SoC that is
contained on a Beagleboard. The source code can be found
in our website [32].The LBP algorithm was implementedin
C64x compatible code using the Code Composer Studio 5.0
design environment that contained a cycle-accurate C6416
device simulator.
The base structure of the LBP codeis based on the ARM
implementation described before. With full compiler opti-
mizations,thenon-interpolatedimplementationoftheLBP8,1
reached about 13 cycles per pixel, while the interpolated
iLBP8,1 reached 23.5 clock cycles on average. However, no
compiler intrinsics or hand-written assembly were used in
this experiments.
The work of Humemberger et al. [21] describes the use
of the cmptu4() intrinsic to compute a 16x16 Census trans-
form by performing four 8-bit comparisons in one instruc-
tion. Also the memory usage was optimized to use IRAM
when possible and a ROS-DMA method when not enough
IRAM is available. Their results suggest that using the same
approach, the implementation the non-interpolated LBP8,1
with this method can be pushed to 3-6 cycles per pixel.
The power consumption of a C64x DSP core is reported
to be around 0.39mW/MHz by the CPU and the L1 cache
memoryalonewhentheaverageDSPutilizationis 60%[19].
Texas Instruments OMAP3530 Power Estimation Spread-
sheet [23] reports about 0.57mW/MHz when the DSP is in-
tegrated on the SoC and uses also a L2 cache, with a more
reasonable DSP utilization of 80%. The Beagleboard proto-
type integrates a 430MHz C64x DSP core which consumes
about 248mW of power.
4.4 Comparative Analysis
To compare the different LBP implementations across se-
veralprocessors,wehavemeasuredandestimatedtheperfor-
mance on two different devices based on the Texas Instru-
ments OMAP3 family, OMAP3430 and OMAP3530. The
platforms,a BeagleboardrevisionC, and a NokiaN900 Mo-
bile phone, include an ARM Cortex-A8 CPU, a PowerVR
SGX530 GPU and a TMS320C64x+ DSP.
The OMAP3530SoC can be set to use at least six differ-
ent operating points, with frequencies of the main processor
ranging from 125 to 720MHz and DSP frequencies up to
520 MHz. Our chosen operating point features a 600MHz
ARM core, with a 430MHz DSP and a 110MHz GPU.
A summary of the time performance and energy con-
sumption can be seen in Table 3. Along with the power
consumption, the energy efﬁciency of the solutions is com-
pared in terms of energydissipated per pixel. The results are
obtained with input images of High Deﬁnition Video 720p
(1280x720pixels).
The results show that the ARM optimization of the LBP
code increases the performance about a 30% while the ex-
plicit use of the NEON core can double the performance of
the basic OpenCV implementation. Since the typical range
for clock frequencies of current ARM processors is still be-
low 2GHz., these numbers suggest that single core mobile
processorsarebarelyabletoextractnon-interpolatedLBP8,1
features from HD720 video in real-time at high frame rates
while the interpolated iLBP8,1 is only achievable at smaller
rates. As in desktop computers, sequential implementations
of the LBP will not be able to scale in time to cope with
evenhigherresolutions.However,therecentinclusionofho-
mogeneous multicore architectures on mobile devices, can
enable parallel implementations with higher performance at
the cost of an increased power consumption.
Due to its low operating frequency,the mobile GPU, not
especially suitable for binary operations, offers the worst
performance on the non interpolated LBP8,1. For the more
suitable interpolated iLBP8,1, it offers about the same speed
of a highly optimized ARM code. The mobile GPU, while
being the slowest of the OMAP3530 processor cores, is de-
signed to dissipate little energy and it is very efﬁcient when
compared in terms of energy dissipated per pixel, especially
when the interpolated iLBP8,1 is needed. However, current
trendsonmobiledevicesarerapidlyincreasingtheresources
dedicated to the mobile GPUs and a performance improve-
ment can be realistically expected in the near future.
The DSP core, explicitly designed for signal process-
ing tasks, offers a performance of about four times faster14 Miguel Bordallo L´ opez et al.
Processor time(ms) speedup CPP power pJ/pixel
LBP/iLBP LBP/iLBP LBP/iLBP (mW) LBP/iLBP
ARM 600MHz.
OpenCV[54] 115 / 229 1x / 1x 75,9 / 149,9 550 70 / 137
Branchless[32] 88 / 175 1,3x / 1,3x 57,3 / 113,9 550 52 / 104
NEON[52] 57 / 118 2x / 1,9x 37,1 / 76,8 670 41 / 86
DSP 430MHz. Branchless[32] 28 / 50 4,1x / 4,5x 13,2 / 23,5 248 7,6 / 13,6
Intrinsics[21] 14 / 26 8,2x / 8,8x 6,7 / 11,8 248 3,9 / 6,9
GPU 110MHz. OpenGL ES[3][32] 158 / 190 0,7x / 1,2x 18,9 / 22,7 93 15,9 / 19,1
Table 3: Summary results for the LBP8,1 implementations on a Beagleboard for a 1280x720 resolution.
than basic CPU code, while a carefully optimized code that
makesuseofDSP intrinsicsincreasestheperformanceabout
8 fold. The ﬁgures obtained in our experiments suggest that
even at typical current clock rates, a DSP is able to com-
pute the LBP features of HD720 video in real-time, while
higher resolutions might be achievable with the inclusion
of several cores or increased frequencies. Also, the DSP,
although consuming about 2,5 times more raw power than
the mobile GPU, still outperforms it when the performance
is distributed over power, making it the most efﬁcient pro-
cessor overall.
However, the aforementioned platforms still have some
limitations in thescalability forhigherresolutionswhile still
beingenergy-efﬁcient.Theapplicationsthatrequireveryhigh
performance will be required to opt for more speciﬁc solu-
tions such as dedicated image processors or reconﬁgurable
hardware architectures.
5 LBP on Application-Speciﬁc Architectures
Often, the performance offered by a general purpose or do-
main speciﬁc solution, such as the ones included in mobile
devices, do not meet the requirements of the needed appli-
cations or systems in terms of performance and/or energy
efﬁciency. In these cases, computer vision systems’ engi-
neers and designers are pushed to develop their own solu-
tions speciﬁcally for their application domain.When the ap-
plication requirements are very strict or if the production
volume is very high, a custom chip is the only alternative to
reach the desired performance or to lower the cost per unit.
In contrast to the previous platforms, normally,these are not
industry standards. Therefore a greater effort during devel-
opment is needed. Also, since these systems are carefully
tailored to meet speciﬁc requirements, the performance of
these systems is very high, but they usually lack of ﬂexibi-
lity that a general purpose solution offers.
Some of the most inﬂexible solutions offer extremely
high performance. For example, Lahdenoja et al. [30][31]
propose a dedicated parallel hardware for computing non-
interpolated LBP features. Their solution is based on 4096
processingunitsthatextractLBPfeaturesinparallelfor64x64
resolution images. Each processing unit in the processor ar-
ray also contains an image capture sensor. By using a mas-
sivelyparallel processorarray,the system is able to compute
the basic LBP8,1 algorithm in less than 5ms with minimum
errors. However, it needs to be built in conjunction with the
sensor.
A speciﬁc example of the LBP implementation on an
ApplicationSpeciﬁc IntegratedCircuit (ASIC) can be found
intheworkofChang[6].Hisimplementationisabletocom-
pute the interpolated iLBP8,1 over HD720 images at 30fps
witha clockfrequencyof276MHz,implyingacomputation
time of around 10 cycles per pixel.
Althoughthe performanceprovidedbycustomhardware
allows users to meet the performance constraints as well as
to minimize either the power or cost per unit of the system,
the major problem with hardware implementations is the
time and cost required by the design and fabrication stages
and the non-recoverablecosts of production.
Smart cameras offer standalone, self-contained vision
systems often used for simple applications. However, they
includeenoughprocessingpowerandﬂexibilitytorivalmore
general systems. Abbo et al. [1] implemented the LBP8,1
algorithm on a WiCa smart camera platform. The WiCa is
equipped with a Xeta-II massively-parallel SIMD processor
and an 8051 microcontroller for camera control and SISD
tasks.TheXeta-IIutilizedtocomputethe LBP uses 320pro-
cessing elements (PEs) organized as a linear processing ar-
ray.Itspowerefﬁciencyis about7.14mW/MHzwitha maxi-
mum frequencyof 110MHz, while the idle power consump-
tion when no operationsare performedis limited to 1.7 mW.
The Wica platform achieves 30 frames per second with a re-
quiredfrequencyof 1.7MHz,which implies 1.1clockcycles
per pixel. The total energy consumed is on the range of 0.4
mJ/pixel.
FPGA prototypes enable engineers to validate and test
a system with real-world stimulus. In this context, several
LBP implementations have been included in real or proto-
type systems to provide for high performance and/or energy
efﬁciency.
Interval Research developed an FPGA-based board that
ﬁts into a standard PCI board [57].The system uses the LBP
equivalent Census transform to perform 42 disparity mea-
surements per second on 320x240 images. Another FPGA-Evaluation of real-time LBP computing in multiple architectures 15
based stereo system which relies on the Census transform
was developed by Corke et al [11]. It delivers 30 fps. with
256 x 256 stereo pairs. The work of Kim et al. [27] also
covers the synthesis of the Census transform on a Xilinx
Virtex-4FPGA. Unfortunately,noneof the implementations
offer detailed measurements of the algorithmic computation
performance.
AdetailedimplementationoftheLBPequivalentCensus
transform can be found in the work by Ibarra-Manzano et
al [22]. This implementation of a stereo vision system uses
several sizes of Census transforms and is synthesized for an
Altera EP2C35F672C6 Cyclone II FPGA device. Clocked
at 50MHz, the system is able to compute the Census3x3 al-
gorithm on VGA pictures in about 7.78 ms. These measure-
ments imply a computation time of about 0.42 clock cycles
per pixel. For the computation of the LBP, the power con-
sumptionoftheboardis about760mW, where85mWrepre-
sent thestatic powerwhennooperationsareperformed[38].
These results imply an energy efﬁciency of 6,43pJ/pixel.
Since the occupationof the FPGA board is very small, more
complex variants of the algorithm with more neighboring
points can be executed with the same computation load, re-
ducing the effective number of equivalent cycles per pixel.
5.1 SIMD/MIMD dynamically-reconﬁgurablearchitecture
TheLBP operatoris usuallyincludedin morecomplexcom-
puter vision algorithms that include a wide range of opera-
tions, data dependenciesand programﬂows. To test the real-
time extraction of LBP features in a high performance plat-
form that is able to select the best characteristics for SIMD
and MIMD (Multiple Instruction Multiple Data) comput-
ing paradigms, we have implemented the non-interpolated
LBP8,1 and the interpolated iLBP8,1 into a custom made
image processing architecture that takes advantage of the
different types of parallelism present on each algorithm by
adding a ﬂexible datapath to the processor.
The architecture features general purpose capabilities,
dynamic and at-runtime reconﬁguration that can select the
SIMD or MIMD modes as needed. The architecture is com-
pletely modular and scalable, adaptable according to the re-
quirements of the algorithm or the target platform. In addi-
tion, it aims to reduce the set-up time and ease algorithm
migration by automatically managing tasks such as data I/O
or synchronization between the computing units. The archi-
tectural details can be found in the work of Nieto et al. [40].
Figure 9 depicts the main elements of the Image Copro-
cessor. It is composed of three main elements: two I/O Pro-
cessors, the Programmable Input Processor (PIP) and the
Programmable Output Processor (POP), and a set of Pro-
cessing Elements (PEs). Depending on the conﬁguration of
the coprocessor, the set of PEs can execute both SIMD and
MIMD computing paradigms. In SIMD mode, all PEs exe-
cute the same instruction, exploiting the spatial (data) paral-
lelism. In MIMD mode, each PE executes a small kernel of
the whole algorithm, making it possible to take advantage
of the temporal (task) parallelism. Two different networks
enable data sharing between the PEs.
Fig. 9: Schematic view of the Image Coprocessor and the
operation modes.
In SIMD mode, adjacent PEs can exchange data syn-
chronously using the side-to-side network, while in MIMD
mode,the differentkernels executedon the differentPEs are
chained employing the local network. This mode uses the
Stream Queues to enable automatic synchronization, there-
foreno additionaloperationsare needed.The differentmod-
ules of the architecture are enabled depending on the opera-
tion mode, and this selection depends on the algorithm char-
acteristics and how the different tasks are scheduled.
The architecture is prototyped on an FPGA for evalua-
tion purposes. The target device is a Xilinx Virtex-6 X240T,
included on the Xilinx ML605 Base Board [58]. An AXI4-
based MicroBlaze SoC with Multi-Port Memory Controller
and 10/100-Ethernet units was implemented to support the
Image Coprocessor. It was conﬁgured with 128-PEs of 32-
bit each. Their ALUs support integer and ﬁxed-point arith-
metic in order to save FPGA resources. Due to the FPGA
characteristics, turning on the prototype consumes a static
power of 1.97W. Clocked up to 150MHz, the peak perfor-
mance is 19.6 GOP/s and the maximum power consumption
is 7.197W. Moredetails ofthe hardwareprototypeareavail-
able in [40].16 Miguel Bordallo L´ opez et al.
5.1.1 LBP implementation on a Hybrid SIMD/MIMD
platform
The characteristics of the LBP algorithm make it more suit-
able for the SIMD mode, where each PE can process one
pixel, than for the MIMD. The management of the data is
done by the I/O Processors which read the input image se-
quentially, employing the SIPO queue to preload the data
before moving them to the Memory Element of each PE.
The results of the LBP calculation will also be stored as a
gray-scale image of the same dimensions as the input im-
age, where each pixel represents the LBP value. The POP
will extract the results in the same manner as the PIP, but
employing in this case the PISO queue. As PIP and POP
work concurrently, data input, data output and computation
can be overlapped in a natural way except during the single
clock cycle required by PIP and POP to access the Memory
Element.
Finally,thearrayofPEs hastocomputetheLBPvalueof
each pixel. Data access is regular, and we can automatically
compute the read/write addresses employed by the PEs for
data accessing, conﬁguring the Address Generation Unit to
sequentiallyreador write the 3×3neighborhoodaroundthe
central pixel.
To computethenon-interpolatedLBP8,1, the centralpix-
els are compared with its eight neighbors by employing the
set-less-than (slt) instruction, combining the results into a
single word and passing them through a logical negation.
Instead of bitwise shifts, the faster MAC operations are em-
ployed.
IncaseoftheinterpolatediLBP8,1,theinterpolationstage
employs ﬁxed-point arithmetic and Boolean operators for
bitwise operations. The accuracy is not compromised since
32-bit data representation is available for MAC operations.
Table 4 summarizes the computationtimes of the algorithm.
It can be noted that the computational time only depends on
the image size.
The SIMD mode can be seen as a 32-bit 128-word com-
puter. A block of 128 words must be moved from the exter-
nal memory to the internal memory of the Processing Ele-
ments,preloadingthedataintotheSIPO andPISOqueuesto
enable simultaneous data transferring and computing. Con-
sideringthe best case wherethe externalmemorybandwidth
is not the bottleneck of the system, 128 clock cycles are
needed to ﬁll or empty the queues. This implies a higher
value for I/O than for computation, which causes the hybrid
processor to operate below its optimum performance. How-
ever,sinceI/Oisconcurrentwiththecomputation,following
operations such as generating LBP histograms or compact-
ing the LBP representation can be included in the pipeline
with no additional costs.
The hybrid processor allows to process images of any
size. For instance, the currentimplementationcould manage
upto 17simultaneousrows of 8K UHDTV (7680x4320pix-
els). However, if the image width or height is not a multiple
of the number of processors (i.e., 128) the number of blocks
used must be round up. The CPP metric will be higher in
this cases, as shown in Table 4. However, this limitation is
not present in the MIMD mode as the data is processed in
an stream-like fashion.
5.2 Transport-TriggeredArchitecture
Transport-TriggeredArchitecture (TTA) is a processor tech-
nologythatisfundamentallydifferentfromconventionalpro-
cessordesigns[12].Whileinmainstreamembeddedandsig-
nal processors computations are triggered by processor in-
structions that are accompanied with operands, in TTA pro-
cessors there is only one instruction: move data. Computa-
tional operations are triggered as side-effects of data moves.
TTAs fetch and execute several instructions in parallel
every clock cycle. This makes TTA processors well-suited
for computationally intensive signal processing-style com-
putations that offer abundant instruction level parallelism.
An example TTA processor is depicted in Figure 10(a).
In TTA design, there is no theoretical limit to the number of
buses (and respectively, number of instructions executed in
parallel), however, the maximum operating frequency goes
down as the number of buses increases.
(a) Toy TTA (b) Function
Unit
Fig. 10: A toy TTA and one of the function units.
The programming of TTA processors is performed by
controlling data moves to/from register ﬁles (RF) to func-
tional units that perform actual computations. The design of
custom TTA processors and software can be done with the
opensourceTCE toolset [14]that providesa completecode-
sign ﬂow all the way to ASIC synthesis.
In this context, Boutellier et al [4]. have implemented
a programmable application speciﬁc instruction processor
(ASIP) for performing Local Binary Pattern extraction, ca-
pable of performingLBP feature extraction for HDTV reso-
lution video at a modest clock frequencyof 304 MHz in real
time.
In the implementation, the programmability of the pro-
cessor enables changingits operation solely by software up-
dates.TheprocessorhasbeensynthesizedonanFPGAboard,Evaluation of real-time LBP computing in multiple architectures 17
Image size (px) 128x128 352x288 704x576 1280x720 1920x1080
Arithmetic Normal (ms) 0,022 0,133 0,532 1,210 2,722
Interpolated (ms) 0,036 0,222 0,887 2,016 4,536
Total (w I/O) t (ms) 0,123 0,826 3,309 6,900 15,497
fps 8138 1210 302 145 65
CPP
Normal (w I/O) 0,197 0,197 0,197 0,197 0,197
Interpolated (w/o I/O) 0,328 0,328 0,328 0,328 0,328
Total (w I/O) 1,13 1,22 1,22 1,12 1,12
For 30fps freq. (MHz) 1 4 15 32 70
Power (W) 2,0 2,1 2,5 3,1 4,4
Table 4: Summary results for the SIMD/MIMD hybrid architecture.
Resolution Data
rate
LBP-non-
interpolated
LBP-
interpolated
352×288 3.0M 33.5 MHz 60.8 MHz
704×576 12.2M 133.8 MHz 243.3 MHz
1280×720p 27.6M 304.1 MHz 553.0 MHz
1920×1080p 62.2M 684.3 MHz 1244 MHz
Table 5: Required processor clock frequency for different
video resolutions at 30 fps frame rate.
where the functionality has been veriﬁed and power con-
sumption measurements show that the processor is suitable
for embedded devices. The source code that generates the
TTA processor can be downloaded from our website [32].
The FPGA used for measurements and testing was Al-
tera EP4CE115F29C7 Cyclone IV. The experiments show
that the computation time of non-interpolated LBP extrac-
tion is 11 clock cycles, and that of interpolated is 20 clock
cycles. As the efﬁciency of TTA processors is based on in-
struction level parallelism, the high performance was to be
acquiredby a highnumberof transportbuses. Table 5 shows
the required frequency to achieve the computation of the
LBP at 30 fps in several video resolutions.
5.3 Comparative performance
Tocomparethedifferentimplementations,Table6illustrates
the performance of the FPGA-based solutions in terms of
speed and the prototype dynamic power consumption. The
results are normalized for a frequency of 150MHz and for
input images of High Deﬁnition video 720p (1280x720pix-
els).
The results show that the needs of a speciﬁc applica-
tion motivate the platform choice and the implementation
characteristics. Since these architecturesare not yet industry
standard, the results relative to power and energy efﬁciency
can be easily improved in further ASIC implementations.
However,it has tobe notedthatthe measurementshavebeen
done on actual prototypes, built on real FPGA devices and
they are applicable to current problems.
With the ﬂexibility of the system in mind, in case of the
hybrid SIMD/MIMD architecture, the emphasis has been
put in achieving a very high performance, and only 0,19 cy-
cles per pixel are needed to compute the non-interpolated
LBP8,1. Nevertheless, the architecture and its general pur-
pose characteristics are able to face other processing stages
that are usually included in LBP-based applications. The
prototypecanperformLBPcomputationsofevenUltra-High
DeﬁnitionVideo(4K)atabout60framespersecond.There-
conﬁgurable hybrid computing model, makes the platform
very suitable for longer image pipelines that integrate se-
veral algorithms.
On the other hand, the TTA architecture, a system de-
signed to minimize the energy consumption while keeping
the programmability, only needs 1,1 pJ/pixel, proving to be
extremely power efﬁcient. This means that, on the FPGA
prototype, the real-time HD720 processing at 30 fps. can
be achieved while keeping the power consumption below
30mW. Also, the maturity of the TTA design tools that in-
clude a compiler of standard C code, makes the platform
especially attractive for high performance applications with
moderatedevelopmenttimes,andeasytointegratewithother
chip designs.
Finally, the Census-based stereo system presents a high
performance with only 0,42 cycles per pixel, which is suf-
ﬁcient to compute High Deﬁnition video in real-time while
presenting a moderate consumption below 700mW. The ar-
chitectureis also highlyscalable and able to handle multiple
types of Census transform and LBPs, which makes it a good
candidate for algorithms that require different LBP variants.
6 Discussion
LBP-based applications include, along with the LBP feature
extraction, several other algorithms that compose the whole
system. The contribution of the LBP to the total computa-
tiontime is highlyvariableandapplicationdependent.How-
ever,since LBP computationtimes grow with the numberof
pixels, its total computing time contribution to high level
algorithms dramatically increases with higher resolutions.18 Miguel Bordallo L´ opez et al.
Processor FPGA I/O time time(ms) CPP power pJ/pixel
model (ms) LBP/iLBP LBP/iLBP (mW) LBP/iLBP
SIMD/MIMD[32] Xilinx Virtex 6 6,9 1,15 / 1,92 0,19 / 0,31 5227 6,8 / 11,4
TTA[4][32] Altera Cyclone IV 0 67,51 / 122,88 11,0 / 20,0 14,5 1,1 / 2,0
Census Stereo[22] Altera Cyclone II 0 7,78 / N/A 0,42 / N/A 687,5 5,8 / N/A
Table 6: Summary results for the LBP8,1 implementations on FPGA prototypes for a 1280x720 resolution when scaled to a
150MHz frequency.
The efﬁcient implementation of a LBP-based application is
highly dependent on the careful selection of the developing
platform. The application developer has to consider differ-
ent parameters such as performance,size, energy efﬁciency,
cost and development time.
When the energy consumption is not critical and a good
performance and fast design are the driving characteristics,
personal computers offer a suitable solution with the combi-
nation of multicore CPUs and high-end GPUs, as shown in
Tables 1 and 2. The sequential implementations of the LBP
operator in SISD single cores, even if they are highly opti-
mized, are barely able to cope with current video standards.
The use of SIMD units and homogeneous multicore paral-
lel implementations can easily increase the performance of
theLBP operator.However,wecannotrealisticallyexpectto
scale in the future at the same level as the needs of high res-
olution applications. To free the multicore CPU to perform
other tasks, GPUs offer a very high performancealternative.
Specially suitable for the rotation invariant LBP, their rela-
tively easy programmabilityonly poses a moderate increase
of the development time.
Battery operated mobile devices offer a variety of pro-
cessors on the same package, with mature developing tools.
Their reduced size and high energy efﬁciency are specially
suitable for portable applications. Among the several em-
bedded processor choices, DSPs offer a moderately fast de-
velopmentwithveryhighperformancewhendistributedover
power. When a DSP is not available, the combination of
ARM processors and mobile GPUs allow the balancing of
performance and energy efﬁciency in already existing solu-
tions and could enable high resolution LBP computations,
as seen in Table 3.
However, when an LBP-based application imposes spe-
ciﬁc constraints in terms of energy efﬁciency or requires ex-
tremely fast processing due to high resolutions, the choice
might be limited to custom programmable solutions, such
as reconﬁgurable architectures (TTA) or image processors
(Hybrid SIMD/MIMD). These platforms can be included
as heterogeneous cores of complete systems. Able to offer
maximized performance or energy efﬁciency, they can offer
better results than industry standard solutions by executing
intensive operations and ofﬂoading the main processor, as
detailed in Table 6.
7 Conclusion
In this paper, we explored the implementation of the LBP
operator in a variety of computing architectures. We have
implemented the LBP operator in several platforms and ex-
tended the measurements of some implementations already
published. We have extensively surveyed the literature of
the LBP implementations and provided a complete com-
parative evaluation of the different methods and solutions.
We offer measurements in terms of performanceand energy
efﬁciency that will ease the selection of the suitable plat-
forms, processors and methods for the implementation of
LBP-based applications. In addition, we offer the code of
our implementations, which is easily adaptable for several
LBP variants.
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